Business Forms

Computer Scientist – EDA Researcher – Job Order 3066

Computer Scientist – EDA Researcher – Job Order 3066

near Seven Corners, VA 22044
US citizens only
Compensation: $100K to $150K
Relocation allowance is available
Remote work during and maybe after COVID

My client, a technology research organization, is looking for highly talented, motivated researchers to lead and impact state of the art research and development in the area of reconfigurable computing. This position will lead research in algorithm development for custom internal tools which target FPGA and ASIC front end design. These tools solve challenging problems in hardware security, high level abstraction for hardware design, and machine learning acceleration for critical systems. Realize effectiveness of solutions on physical FPGAs and custom ASIC fabrication. Lead research, propose major innovations, collaborate with peers within the group and across the company, publish results in top tier conferences, and contribute to or lead proposals.

his group is a leader in disrupting and advancing the fields of front-end ASIC and FPGA design, computer architecture, and EDA tools. As an applied research lab, our work spans the creation and maturation of ideas from academic conception to applied research prototypes.

Their staff can be found:

Researching and developing toolsets to map AI algorithms directly to hardware,
Optimizing full scale testing of billion transistor FPGAs to minimal runtime,
Performing experiments on the International Space Station,
Utilizing ISI’s MOSIS service to fabricate novel computer architectures.
Our success is based on investing in our staff through a culture centered on:

Learning and idea generation,
Transparent and constructive feedback, and
Continual growth through contributing to, creating, and leading a research agenda.
We are looking for highly talented, motivated developers to perform research and development in the area of CAD tools for ASIC and FPGA hardware. This position will collaborate with a high caliber team to create the world’s first customized accelerator for native Fully Homomorphic Encryption (FHE). Research and develop custom EDA tools to perform design space exploration of FHE architectures over performance parameters. Be an active member of a fast-paced ASIC Development team supporting the full life cycle from functional architecture definition to physical implementation, verification, and tape-out. This position will also support efforts in design space exploration for efficient resource utilization and implementation of ASIC and FPGA designs, as well as, evaluation in terms of performance, power, and useability metrics. This position will lead research, propose major innovations, collaborate with peers within the group and across ISI, publish results in top tier conferences, and contribute to or lead proposals.

Position specific JOB QUALIFICATIONS:

PhD or MS and equivalent experience in Computer Engineering, Electrical Engineering, or Computer Science required.
Previous publications, patents, or innovations related to CAD tool development, Homomorphic Encryption, Machine Learning, or computer architecture.
Strong development experience (C++/Python) including demonstrable contributions to large-scale projects (commercial or open-source development).
3-5 years of experience with hardware/software co-design and design space exploration with heterogenous computing architectures.
Solid understanding of CAD algorithms leveraging High-Level Languages, LLVM, and High-Level Synthesis targeting heterogenous hardware platforms.
Experience with Embedded systems development, including Linux kernel development, device drivers, cross-compilers, memory subsystems, and data transfer protocols.
Expert level user of standard digital design tools such as Cadence Stratus, Genus, and Innovus or Synopsys Synphony, Design Compiler, and IC compiler.
Ability to evaluate, apply, and mature published research to real-world problems at scale on prototype systems.
Ability to handle Controlled Unclassified Information (CUI). Per U.S. government regulations, eligibility to handle CUI requires U.S. Citizenship.

Preferred Job Qualifications:

3-5 years of experiences developing and/or verifying embedded systems with custom ASIC or FPGAs.
3-5 years of experience using digital logic formal verification and/or model checking tools such as Synopsys Formality, Cadence Conformal, Synopsys VC Formal.
Experience targeting 12nm or smaller fabrication nodes a significant plus.
Understanding of Machine Learning toolkits (Keras/TensorFlow/PyTorch) with demonstrable contributions to their application across heterogeneous hardware systems, including training and inference.
Experience with software revision control systems such as Git, Mercurial, SVN.
The University of Southern California values diversity and is committed to equal opportunity in employment.

Minimum Education: Master’s degree, Combined experience/education as substitute for minimum education Minimum Experience: 3 years Minimum Field of Expertise: Knowledge of research processes and computer science.

Leave a Reply

Your email address will not be published. Required fields are marked *