Business Forms

FPGA Design Engineer – Job Order 3074

  • Anywhere

FPGA Design Engineer – Job Order 3074

Location: Bernardsville, NJ 07924
Compensation: DOE
US citizenship required; No clearance required

They are more than a research lab; they are an innovation hub. They have an entrepreneurial spirit molding technology of the future. They are involved in cybersecurity, data analytics, advanced networking, wireless and mobility, display technologies, optical and quantum, power grid and IoT security, and electronic warfare. The industries they work in include smart cities and smart phones, intelligent battlefields and autonomous systems, telecommunications, energy, finance, government, life sciences and defense. They have 225 scientists, engineers and analysts on staff, 260+ issued, licensed and pending patents. They have more than 125 PhD’s on staff, 40+ collaborations with universities, research organizations and vendors. Additionally they have 100+ on-going customer-funded research and technology programs.

Responsibilities:
We are looking for an experienced FPGA developer for a full time position in the Cyber Security research group to work on exciting projects involving realtime Xilinx flight-safety data communications/security hardware. Candidates are expected to work independently in a collaborative technical environment and provide technical leadership, including mentoring junior staff members; creativity and initiative are a plus.

Required:

– 7+ years FPGA development experience leadership role as a senior FPGA architect

– End-to-end FPGA design and implementation experience: from analog hardware interaction to software system interaction

– Xilinx/Vivado/AXI/Verilog toolset development experience

– Simulation and full system testing/verification

– Analog communication intercommunication experience

– Excellent written, verbal, and team communication skills

– Basic knowledge of C, Linux environment

 

Desired

– DO-254/DAL-A/formal verification experience

– Avionics domain experience

– New board bringup, debugging, and validating experience

– PCIe experience

To apply for this job email your details to paulreino@accuritstaffing.com

This entry was posted in . Bookmark the permalink.